

## Recent Research Developments of Adiabatic Quantum-flux-parametron Circuits Technology Toward Energy-efficient High-performance Computing

N. Yoshikawa, N. Takeuchi, C.L. Ayala, Q. Xu, K. Fang, N. Tsuji, F. China, Y. Murai,  
T. Ortlepp, and Y. Yamanashi

Department of Electrical and Computer Engineering,  
Yokohama National University, Japan  
Institute of Advanced Sciences, Yokohama National University, Japan  
The CiS Research Institute for Microsensor Systems GmbH, Germany

E-mail: [nyoshi@ynu.ac.jp](mailto:nyoshi@ynu.ac.jp)

**Abstract**— Adiabatic quantum-flux-parametron (AQFP) is an extremely energy-efficient logic, whose switching energy can be reduced to the level of the thermodynamic limit around  $k_B T$  due to the adiabatic switching of superconducting logic gates. We are developing fundamental technologies for high-performance computing based on AQFP logic circuits in order to overcome the explosive increase of the power consumption of high-performance computing systems such as supercomputers and servers in data centers. In this talk we will review our recent research developments of AQFP logic circuits toward energy-efficient computing. After introducing the operation mechanism of the AQFP logic circuits and the relationship between the switching energy, operating speed and bit-error rate (BER), we will show several newly developed technologies for realizing AQFP integrated circuits, which include AQFP cell libraries, new clocking schemes, design strategies and EDA tools. Based on these technologies, the logic operation of several AQFP integrated circuits, such as adders, multiplexers, decoders and register files have been demonstrated. It is also shown by the experiment that the BER of AQFP logic circuits is considerably small even at high frequencies. We also demonstrate high-density three-dimensional integration of AQFP logic circuits by using a double-gate-layer Josephson process. Finally we discuss the potentiality of AQFP circuits as an energy-efficient logic.

Acknowledge (300)

This work was supported by a Grant-in-Aid for Scientific Research (S) (No. 26220904) from the Japan Society for the Promotion of Science (JSPS). The circuits were fabricated in the Clean Room for Analog-digital superconductiVITY (CRAVITY) of the National Institute of Advanced Industrial Science and Technology (AIST) by using the standard process (STP2).

***Keywords (Index Terms)*– Adiabatic quantum-flux-parametron, AQFP, AQFP logic circuits, energy-efficient computing, bit-error rate, BER, double-gate-layer Josephson process.**

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 42, October 2017.

Received October 8, 2017; Selected October 11, 2017. Reference STP610; Category 4.

This invited presentation 4EO1-01 was given at EUCAS 2017, September 17-21, 2017, Geneva, Switzerland.