In-situ Fabrication of Topological-Superconducting Hybrids

Peter Schüffelgen*,1, Daniel Rosenbach¹, Michael Schleenvoigt¹, Tobias W. Schmitt¹, Chuan Li², Abdur R. Jalil¹, Martin P. Stehno², Gregor Mussler¹, Lidia Kibkalo¹, Martina Luysberg¹, Christian Weyrich¹, Benjamin Bennemann¹, Stefan Trellenkamp¹, Elmar Neumann¹, Thomas Schäpers¹, Alexander Brinkman² and Detlev Grützmacher¹

¹Peter Grünberg Institute, Forschungszentrum Jülich & JARAFIT, 52425 Jülich, Germany

²MESA+ Institute for Nanotechnology, University of Twente, 7500 AE Enschede, The Netherlands p.schueffelgen@fz-juelich.de; g.mussler@fz-juelich.de

Abstract—Majorana platforms comprised of networks of quasi one-dimensional (1D) topological insulator (TI) nanostructures in proximity to s-wave superconductors might open the door towards topological quantum computation. To assure a high quality of such platforms, fabrication under UHV conditions is mandatory. In this work, we introduce two in-situ techniques, which when combined form the key to scalable Majorana platform fabrication. 1D TI nanostructures can be realized by "selective area growth". Therefore, a thin layer stack of Si₃N₄ and SiO₂ on top of a Si (111) surface was patterned by electron beam lithography and reactive ion etching. Topological insulator (TI) thin films grew selectively in as defined trenches on top of the exposed Si (111) surfaces via molecular beam epitaxy. Thereby, later fabrication processes for mesa definition under ambient conditions have been avoided. "Stencil lithography" on the other hand assures clean and highly transparent interfaces in between TI and superconductive thin films. We established a process, which allows the fabrication of Josephson junctions via stencil lithography under UHV conditions, again by means of molecular beam epitaxy. Our junctions show large $I_{C}R_{N}$ products and signatures, which indicate transport mediated by gapless Andreev bound states, so called Majorana bound states.

Keywords—Topological Insulators; Majorana Zero Modes; Stencil Lithography; Selective Area Growth

I. INTRODUCTION

Majorana Zero Modes (MZMs) are expected to obey non-Abelian exchange statistics and therefore promise to facilitate fault-tolerant quantum computation [1,2]. These exotic Zero Modes were predicted to exist in superconductors (SC) with partly p-wave pairing-potential. Such superconducting p-wave correlations are induced in topological insulator surface states by the proximity effect of a conventional s-wave superconductor.

Proposals suggest networks of 1D TI nanostructures or wires in proximity to superconductors for realizing topological quantum bits (qubits) [3]. Disadvantageously, the surfaces of topological insulators tend to oxidize once exposed to ambient conditions. To assure the preservation of the pristine Dirac surface states, capping layers of different materials have efficiently been used [4]. One way to provide a protective passivation layer is to deposit 2 nm of Al on top of the thin film right after the growth of the TI [5]. This thin Al-layer will oxidize subsequently and protect the surface of the TI. For the realization of nm-sized ribbons the structures need to be

defined before TI thin film deposition. Within this work, we are presenting a method how to selectively grow such nanostructures in-situ, before deposition of the additional capping layer. The method we are introducing is highly scalable and allows to grow arrays of such nanostructures of any lateral geometry and precisely aligned to each other.

A problem related to the in-situ Al-capping is the high stability of the native Al-oxide (AlO_x). Removing the AlO_x and other hard-capping layers thoroughly turned out to be challenging [6]. Residual oxides at the interface or damage to the TI thin film during removal of the capping layer usually result in low interface transparencies. By defining and fabricating superconductive contacts before deposition of a global dielectric, one could avoid the removal of the capping layer. A promising way to define contacts in-situ is stencil lithography [7]. In the second part of this work, we are presenting first results of superconductive Nb grown on top of our TI thin films via stencil lithography. Combining this method and the technique of selective area growth paves the way to fabricate desired topological insulator-superconductor hybrids of high quality and scalability.




Fig. 1: Substrate fabrication and selective growth: a) Clean Si. b) SiO_2 and Si_3N_4 deposition. c) Nanopatterning (EBL and RIE). d) HF dip. e) Selective TI growth. f) In-situ Al-capping and oxidation at atmosphere.

II. SELECTIVE AREA GROWTH

In a first step the upper 6 nm of a cleaned Si (111) substrate (Fig. 1a) have been thermally oxidized. Then, a 25 nm thick layer Si_3N_4 has been deposited (Fig. 1b). After defining




Fig. 2: Selective area growth of topological insulators. a) $T_{Sub} = 280$ °C: TI grows in Si trenches and on top of Si_3N_4 . b) $T_{Sub} = 290$ °C: TI growth selectively only on Si. c) $T_{Sub} = 300$ °C: TI growth nowhere. d) Al capping deposited on top of filled trenches at $T_{Sub} = -30$ °C.

rectangular structures with widths down to 50 nm via standard electron beam lithography (EBL), the trenches were transferred into the Si₃N₄ layer via reactive ion etching (RIE) (Fig. 1c). A final dip in diluted HF solution (1%) for 2:15 minutes, removes

the 6 nm of SiO_2 on top of the Si(111) surface inside the defined trenches and passivates the Si(111) surface with hydrogen atoms for ex-situ transport to the MBE system (Fig. 1d).

After removing the protective hydrogen passivation by heating the substrate to 700 °C for 10 min. in the growth chamber, the substrate temperature (T_{Sub}) was set to its growth temperature. Before starting the self-regulated growth of (Bi_{1-x}Sb_x)₂Te₃ thin films within the nano-trenches defined, the surface is flushed with Te to saturate the Si dangling bonds. If the growth temperature is set correctly (Fig. 2b), the topological insulator thin film only grows on top of the exposed Si (111) surface and not on Si₃N₄. The selectivity of the TI growth on the silicon surface is only given in a small temperature window below $\Delta T < 20$ °C. If the temperature is too high, nucleation does not take place and TI thin films do not grow on the Si (111) surface nor on Si₃N₄. At $T_{Sub} = 300$ °C only a single small flake inside one trench on top of Si (111) is observed (Fig. 2c). In case T_{Sub} is too low, the TI will grow inside the trenches, but flakes will grow on top of the Si₃N₄ as well (Fig. 2a). For a substrate temperature of 290 °C we obtain a clean Si₃N₄ and filled trenches.

If the growth is timed right, the $\mathrm{Si_3N_4}$ trenches can be filled to the desired height. While Si and $\mathrm{Si_3N_4}$ protect the bottom and side facets of the nanostructures, respectively, the upper surface is exposed to the vacuum (Fig. 1e). Before taking the sample to ambient conditions, one can deposit 2 nm of Al (Fig. 2d) for the desired $\mathrm{AlO_x}$ capping layer. It is known, that these 2 nm will oxidize natively, when taking the sample to air. Alternatively, one can sputter deposit stoichiometric $\mathrm{Al_2O_3}$. In this way, all six surfaces of the selectively grown topological




Fig. 3: Stencil Lithography. a) Structured superconductive Nb thin film (golden) in the form of a tri-junction with attached SQUIDs [1]. b) Grown Josephson junction (mask still attached to the substrate). c) I-V curve of an as grown JJ. d) 4 point measurement setup. e) Lamella prepared with focused ion beam: Cross section of as grown JJ with Nb contacts on top of Bi_2Te_3 TI thin film with Al_2O_3 capping layer.




Fig. 4: Shapiro step measurements for three frequencies at 1.5 K: a) For 7.8 GHz all steps are visible. b) First step is attenuated at f = 5.5 GHz. c) Full suppression of the first step for f = 4.6 GHz, indicating a 4π -periodic contribution. The location of the first step is indicated with a red box in each image.

insulator nanostructures are protected from degradation (Fig. 1f). Selective area growth makes it possible to define any lateral geometry of the mesa, without the need of ex-situ mesa fabrication.

III. STENCIL LITHOGRAPHY

Instead of a global surface passivation, it is also possible to first use stencil lithography to define superconductive contacts/islands of any shape, still in-situ [8]. In Fig. 3a a superconductive tri-junction with attached SQUIDs is shown. The hybrid device is comprised of a structured Nb thin film on top of $(Bi_{0.06}Sb_{0.94})_2Te_3$. Note that the stencil mask used is still in contact with the substrate. After the deposition of superconductive contacts the whole sample can be capped additionally with 2 nm of Al or a dielectric thin film, to assure that the delicate TI surface is either covered by superconductors or a protective capping layer. The shapes of the superconducting islands shown in Fig. 3a are inspired from [1]. Such superconducting islands have been theoretically proposed for demonstrating braiding experiments with Majorana Zero Modes.

We also fabricated single Josephson Junctions (JJs) on Bi_2Te_3 3D TI thin film with Nb contacts via stencil lithography (Fig. 3b) and performed four point measurements at 12 mK (Fig. 3c). In these transport experiments, we observed high critical currents, up to 14.5 μ A, and I_CR_N products of the order of 290 μ V. These values are about one order of magnitude higher compared to our previous results on ex-situ fabricated JJs.

Once the junctions are irradiated with an rf-signal, integer Shapiro steps of constant voltage height appear within the I-V curve. For high quality 2D and 3D topological JJs missing Shapiro steps were reported in HgTe [9]. Vanishing odd Shapiro steps are attributed to transport mediated across the junction by a pair of gapless Andreev bound states, so called Majorana bound states.

We also observe the first Shapiro step disappearing in our junctions as soon as we approach the lower GHz regime (Fig. 4). Although, Shapiro step measurements have been carried out on ex-situ fabricated Bi₂Te₃ JJs before, a missing step was never reported.

We attribute the sharp and clean interface in between SC and TI film (Fig. 3e) in combination with the in-situ capped weak link for the high quality of our junction. More information about the stencil technique and the 4π -periodic supercurrent are presented elsewhere [10].

The method of stencil lithography, presented here, allows fabricating devices with a large throughput and a high interface quality. We report on the first observation of a $4\pi\text{-periodic}$ contribution to a Josephson current in Bi-based topological insulator thin films. These findings emphasize to make use of in-situ techniques to fabricate more complex devices to further investigate Majorana physics in SC-TI hybrids. Combining stencil lithography with the technique of selective area growth allows the in-situ fabrication of very complex hybrid structures, which—due to their scalability—might become highly interesting for future topological quantum computing applications.

IV. CONCLUSION

In the first part we showed how to fabricate in-situ capped nm-scaled mesa structures comprised of topological insulator thin films. The process is highly scalable and allows for well-aligned networks of nanostructures. Since exposure of the TI to ambient conditions should be avoided, we established another technique that allows deposition of superconductive contacts in-situ via stencil lithography. Nb-contacts fabricated by this method provide highly transparent interfaces and first signatures of 4π -periodic transport in as grown Josephson devices. Combining both methods paves the way to fabricate complex hybrid devices for topological quantum computation.

ACKNOWLEDGMENT

This work is supported by the German Science Foundation (DFG) under the priority program SPP1666 "Topological Insulators", as well as by the Helmholtz Association the "Virtual Institute for Topological Insulators" (VITI).

REFERENCES

- [1] F. Hassler, Lecture Notes of the 44th IFF Spring School "Quantum Information Processing," Verlag des Forschungszentrums Jülich, 2013.
- [2] J. E. Moore, "The birth of topological insulators," Nature vol. 464, page 194–198, March 2010.
- [3] J. Manousakis, A. Altland, D. Bagrets, R. Egger, and Yoichi Ando, "Majorana qubits in a topological insulator nanoribbon architecture," in Phys. Rev. B vol 95, 165424, April 2017.
- [4] P. Ngabonziza, M. P. Stehno, H. Myoren, V. A. Neumann, G. Koster, and A. Brinkman, "Gate-Tunable Transport Properties of In Situ Capped Bi₂Te₃ Topological Insulator Thin Films," Adv. Electron. Mater. Vol. 2, 1600157, 2016.
- [5] M. Lang et al., "Revelation of Topological Surface States in Bi₂Se₃ Thin Films by In Situ Al Passivation," Nano Lett., vol. 6, 295, 2012.

- [6] P. Schüffelgen et al., "Signatures of Induced Superconductivity in Alcapped Topological Insulator Heterostructures," unpublished.
- [7] O. Vazquez-Mena, L. Gross, S. Xie, L. G. Villanueva and J. Brugger, "Resistless nanofabrication by stencil lithography," Microelectron. Eng., vol. 132, page 236–254, 2015.
- [8] P. Schüffelgen et al., "Stencil lithography of superconducting contacts on MBE-grown topological insulator thin films," J. Cryst. Growth, vol. 477, page 183-187, 2017.
- [9] J. Wiedenmann et al. "4π-periodic Josephson supercurrent in HgTe-based topological Josephson junctions," Nature Comm, 7, 10303, 2015.
- [10] P. Schüffelgen et al., "Missing Shapiro step in in-situ grown topological Bi₂Te₃ Josephson junctions," unpublished.