

Design and Implementation of an SFQ-based Single-chip FFT Processor

T. Ono, H. Suzuki, Y. Yamanashi, and N. Yoshikawa

Department of Electrical and Computer Engineering, Yokohama National University,
Yokohama 240-8501, Japan

E-mail: ono-tomohiro-cw@ynu.jp

Abstract—We have been working on the development of a high-speed FFT processor using single-flux-quantum (SFQ) logic circuits. In our previous studies, we designed and demonstrated a 4-bit butterfly processor, a data-shuffling circuit, and a twiddle factor ROM for 4-bit 8-point FFT using the AIST 10 kA/cm² Nb advanced process 2 (ADP2) at maximum frequencies of 51.6 GHz, 59.5 GHz, and 51.5 GHz, respectively. In this study, to complete the FFT processor design, we designed and demonstrated residual component circuits called a rounding circuit and a data buffer at a target frequency of 50 GHz. We also designed and experimentally confirmed the operation of an SFQ-based single-chip FFT processor integrating all the component circuits.

Keywords (Index Terms)—butterfly processing circuit, FFT, RSFQ, superconducting devices, SFQ circuit, Josephson integrated circuit.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), January 2017 (Preview 1).

Received September 20, 2016; Selected October 10, 2016. Reference ST552; Category 4.

Preprint of ASC 2016 manuscript 1EOr1B-03 submitted to *IEEE Trans. Appl. Supercond.* for possible publication.

DOI: [10.1109/TASC.2017.2667398](https://doi.org/10.1109/TASC.2017.2667398).