



Japanese activities for superconducting circuits using flip-chip configurations

Mutsuo Hidaka

National Institute of Advanced Industrial
Science and Technology (AIST)

The author would like to thank for Y. Hashimoto, H. Suzuki, K. Makise, M. Maruyama, H. Nakagawa and AIST colleagues for supplying useful data.


A part of this presentation is based on results obtained from a project commissioned by the New Energy and Industrial Technology Development Organization (NEDO) and JSPS-KAKENHI 18H05211.

Introduction

- ▶ Extractions of high-speed performance from superconducting digital circuits to room temperature essentially require multi-chip module (MCM) using flip-chip configurations.
- ▶ Many efforts have been devoted to develop the superconducting MCM technologies for nearly 30 years in Japan.
- ▶ Recently, the flip-chip configurations enter the spotlight in superconducting quantum computing. Because it is required that qubits have to be separated from noise sources as far as possible, the flip-chip configurations are convenient to separate qubits from noisy peripheral components.
- ▶ This presentation will show Japanese activities regarding superconducting MCM using flip-chip-configurations.
 - ▶ Digital circuits
 - ▶ Quantum devices

Kyocera-ETL 1993

ETL-JC1 1991





ETL developed the first Josephson computer

To fully exploit high-speed characteristics of each chip



Multi-chip-module




Chip measurements were failed

Low-frequency test of flip-chip configuration


ETL=AIST

2000


TRW



K. E. Yokoyama, G. Akerling, A. D. Smith, and M. Wire,
 IEEE Trans. Appl. Superconductivity, 1997, pp. 2631-2634.




Block diagram of chip-to chip communication experiments





Demonstration of chip-to-chip propagation of SFQ pulses

SUNY



S. Polonsky, and D. Schneider,
 IEEE Trans. Appl. Superconductivity, 1997, pp. 2818-2821.



Schematic and microphotograph of SFQ chip-to-chip circuit


M. Maezawa, H. Yamamori, and A. Shoji, IEEE Trans. Appl. Superconductivity, 2000, pp. 1603-1605.

Confirmed SFQ pulse
 chip-to-chip transfer
 based on MCM scheme
 at low frequency


High-frequency test of flip-chip configuration

ISTEC


2005




Flip-chipped four chips




Cross-section of 50 μmφ flip-chipped sample




Impedance design of MCM bumps



S21 dependence on bump diameter



Schematic diagram of SFQ pulse transfer experiments through flip-chip configuration



Operation region on frequency of SFQ pulse transfer

SFQ pulse transfer through flip-chip configuration was confirmed up to 117 Gbps.

Error rate measurement


- Junction voltage was checked every 500 ms while circuit operated at 117 Gbps
- No error was detected for 8 hours
- Error rate < 10⁻¹⁵ at 117 Gbps

SFQ 4x4 switch system demonstration

ISTEC

2008


4x4 switch chip



5 mm

- $J_C = 2.5 \text{ kA/cm}^2$
- 2137 JJs
- 264 mA


Voltage driver chip



5 mm



- $J_C = 10 \text{ kA/cm}^2$
- 2181 JJs
- 278 mA

4x4 switch MCM





16 mm


- Flip-chip bonded with $\phi 50\text{-}\mu\text{m}$ bumps
- Chip-to-chip: 10 Gbps/ch, 6 channels




BeCu coplanar probe head



Ethernet switch demonstration



10 Gbps operation
(BER 10^{-12})




Y. Hashimoto, S. Yorozu, and Y. Kameda, *IEICE Trans. Electron.*, 2008, pp. 325-332
 Y. Kameda, Y. Hashimoto, and S. Yorozu, *IEICE Trans. Electron.*, 2008, pp. 333-341.

Optical input demonstration


ISTEC

2011


Flush-type ADC chip




Advanced cryo-package module



Implementation at cryocooler system with UTC-PD



Demonstration of 40 Gbps optical waveform measurement system





H. Suzuki, M. Oikawa, K. Nishii, K. Ishihara, K. Fujiwara, M. Maruyama, and M. Hidaka, IEEE Trans. Appl. Superconductivity, 2011, pp. 671-676.

Application of flip-chip to an analog device



AIST Pulse driven Josephson junction array for AC voltage standard

2010


Area of JJ array chip was significantly reduced by separating JJ array and high frequency I/Os on an interposer.



Josephson junction (JJ) array chip



Generated 16 kHz sine wave





FFT spectrum for a sine wave generated with a commercial signal generator.

Towards large scale quantum annealer

AIST

Qubit-chip/Interposer/Package-substrate (QUIP) 2.5D packaging





- 1 million qubits require 16 chips
- 62,500 qubits / 20 × 20 mm chip
- 1 qubit : 6400 $\mu\text{m}^2/\text{bit}$
- **Over 1000 bump/mm² and alignment margin $\pm 1 \mu\text{m}$**

Superconducting connections are essential for the bumps


Superconducting bump fabrication

Daisy chain




(~ 1200 bumps/mm²)

Bump structure



Bump fabrication process



Summary

- ▶ Developments of superconducting MCM in Japan started at early 90's.
- ▶ High speed characteristics of SFQ circuits were effectively brought out from SFQ chips to room temperature by the MCMs and a few systems demonstrated their performances.
- ▶ AIST succeeded to make flip-chip superconducting connections at 15000 bumps. The MCM technologies become increasingly important for quantum computers.
- ▶ The MCM using flip-chip configurations is one of the key technologies to realize superconducting systems in future electrical field.