

Cryogenic electrical interfaces for large-scale spin-qubit quantum processors

Fabio Sebastiano

<u>f.sebastiano@tudelft.nl</u>

WOLTE 16 Cagliari, June 5th, 2024



Today's Quantum Computers (and tomorrow?)



Toward a large-scale quantum computer



Cryogenic and **integrated** electronic interface for **large-scale** quantum computers

Challenges for Interface Electronics

- High-Performance
 - Do not limit qubit *fidelity*
- Power dissipation
 - Compatible with existing cryo-refrigerators
 - Typical figure: 1 mW/qubit
 - Fundamental limit: heat extraction
- Cryogenic technology
 - Operate at 4 K and below
 - Very Large Scale of Integration (VLSI)
 - Cryogenic CMOS (cryo-CMOS)



Commercial CMOS going cryo – Cryo-CMOS



[Incandela JEDS 2018; Patra JEDS 2020; 't Hart JEDS 2020/2021] • Transistors behave as transistors

Pro's

- Higher mobility \Rightarrow more current \Rightarrow more speed
- Less resistive/capacitive parasitics
- High-quality passives (L/C)
- Steeper subthreshold slope ⇒ Less leakage ⇒ More transconductance/gain
- Lower thermal noise

Cons'

- No good compact models
- Higher threshold \Rightarrow less voltage headroom
- (Slightly) more mismatch
- Humps/bumps in weak inversion
- Self-heating







Cryogenic qubits





 $|\psi\rangle=\alpha_0|0\rangle{+}\alpha_1|1\rangle$

Superposition

Real-life qubits



Spin qubits in semiconductors



[van der Sar 2021] Spin in diamonds



Spin qubits in semiconductors

2018

2019

- Exploit semiconductor manufacturing
- Monolithic integration with electronics
- Good fidelity, high-temperature operation (> 1 K)
- Potentially, no need for microwaves



- Only small-scale demonstrations (6 qubits)
- Very fine pitch
 - \Rightarrow Addressability?
 - \Rightarrow Space for electronics?
- Need for extreme uniformity







Gate biasing



Gate biasing

Address-based biasing



- Power $\propto N_{gates}$
- Requires accurate DAC



Voltage-based biasing



- Power ~ independent form N_{gates}
- Simplified DAC implementation

A cryo-CMOS Digital-to-Analog Converter





- Switched-capacitor integrator
 - Inherently monotonic
 - Discrete steps ⇒ easy to synch
- Wide output range
 - 3 V in 1.8-V process
 - Reliability by protection devices

Cryo-CMOS DAC Results

- Power = 157 μ W
- 15-bit DAC
 - 3 V range
 - Step size < 60 μ V
 - Non-linearity < 2 mV
- Latency: 20 ms 1 s





[VLSI 2022]

15



A Cryo-CMOS Readout







Cryo-CMOS Analog-to-Digital Converter



clk

Cryo-CMOS comparator

- Classical StrongARM comparator
 - Fast and power efficient
- ...but speed/current degrades with higher Vth
- Solution: adapted CM switching for CDAC





Cryo-CMOS ADC – Performance



- High performance
 - 1.9 mW @ 1 GSa/s, @ 4.2 K
 - SNDR = 41 dB (6.5 ENOB)
 - State-of-the-art FoM (21 fJ/conv.step)
- Multi-qubit readout
 - 20×10 MHz channels
 - 0.1 mW/qubit

[ISSCC 2021, ESSCIRC 2022, JSSC 2023, TCAS 2023]





Qubit O

Qubit

Qubit

Gaussian pulse

Qubit N

Microwave driver for spin qubits

- Goal: minimize form factor & power
 - \Rightarrow FDMA: 32 qubits in 1 GHz BW
- Target electrical performance (from SPINE)
 - Fidelity > 99.99% \Rightarrow SNR > 44 dB, SFDR > 44 dB

Approach

Digital-intensive architecture \Rightarrow flexibility •



Horse Ridge – Results

nm-pitch magnetic biasing for FDMA

5.8

6.0

Frequency (GHz)



Inherent limitations

 μ -wave control

6.2

Amplitude (mV)

Power (dBm)

0

-50

-40

-60

-80

-100

6.4

0

Intel 22-nm FinFET



Digital + analog + RF

Modulated

MMMMMMM

5.6

intel.



Randomized benchmarking



Fidelity not limited by cryo-CMOS!





Tune down the threshold voltage

- Modify the process (doping)
- Low Vth (LVT) option
- Back biasing in FD-SOI
 - Specific process
 - High back-bias voltage (> 2 V) > Vdd
- Forward Body Bias in bulk CMOS?
 - Traditionally small change in Vth





Why is it possible at 4 K?

- Diodes do not turn on at 4K
- Even for Vdd



Cryogenic-Aware Forward Body Biasing (FBB)



1.1

Cryogenic-Aware FBB – Analog Circuits

Efficient inverter-based amplifier



- Use FBB to
 - Maximize linearity
 - Reduce switch impedance
 - Offset compensation
- Achieve 6.1 ENOB @ 1 Gsa/s driving SAR ADC

[Kiene et al., TCAS 2023]

Efficient floating-inverter amplifier



... and the memories?





O Out **Ring Oscillator** SR In 2T NW-PR SR Out **Global Test** Controller

Towards a scalable spin-qubit QC



Towards a scalable spin-qubit QC



Opportunities

- High-temperature operation [Yang 2019][Petit 2020][Huang 2024]
- μW-free control
 [Wang arXiv:2402.18382]
- Baseband readout [SET-based DC readout]

Challenges

- Low-footprint/low-noise readout
- Low-power pulsing
- Minimize electrical crosstalk
- Co-integration
- QEC decoding

T = 4 K

Diamond qubits (color-center qubits)

- High fidelity
- High temperature (>1 K)
- Remote entanglement (> 1 km)
- Electrical and optical control



C

Hybrid co-integration ⇒ Poor coil-qubit coupling ⇒ high currents



AC driver for diamond qubits

- Challenge: Large current (>10 mA_{pk} @ 2.7 GHz) but low power
- Solution: Class DE switch-mode driver
 - Series resonance limits max V-swing
 - No crowbar currents
 - Zero-voltage-switching





DC driver for diamond qubits

- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution (<8µA step)
 - Low power (< 1 mW)



[Enthoven ISSCC 2024]
- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution (<8µA step)
 - Low power (< 1 mW)
- Solution: triode-based H-bridge
 - Low V-drop ⇒ poor supply rejection



- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution (<8µA step)
 - Low power (< 1 mW)
- Solution: triode-based H-bridge
 - Low V-drop
 - Loop-regulated PSRR



- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution (<8µA step)
 - Low power (< 1 mW)
- Solution: triode-based H-bridge
 - Low V-drop
 - Loop-regulated PSRR
 - Fine/coarse DAC



- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution (<8µA step)
 - Low power (< 1 mW)
- Solution: triode-based H-bridge
 - Low V-drop
 - Loop-regulated PSRR
 - Fine/coarse DAC
 - Chopping/trimming



Fabricated in

40-nm CMOS



- Results
 - ±12mA with 50-mV supply
 - Regulation better than 18 $\mu\text{A/V}$
 - P=0.9 mW (P_{bridge} =0.6 mw, P_{VDD} =0.3 mW)



[Enthoven ISSCC 2024]

Fabricated in

40-nm CMOS



- Results
 - ±12mA with 50-mV supply
 - Regulation better than 18 $\mu\text{A/V}$
 - P=0.9 mW (P_{bridge} =0.6 mw, P_{VDD} =0.3 mW)



Fabricated in

40-nm CMOS



- Results
 - ±12mA with 50-mV supply
 - Regulation better than 18 $\mu\text{A/V}$
 - P=0.9 mW (P_{bridge}=0.6 mw, P_{VDD}=0.3 mW)



Qubit sample

Diamond with NV-centers



IEEE-CSC, ESAS and CSSJ SUPERCONDUCTIVITY NEWS FORUM (global edition), Issue No. 56 Sept 2024. Keynote presentation given at WOLTE-16 2024, June 2024, Cagliari, Italy.

Cryo-CMOS for diamond qubits

AC Controller

DC Current Regulator

Cryo-CMOS + Diamond for measurement







Future challenges

certa (12D)

Diamond with NV-centers

- **Electro/optical control**
- Hybrid co-integration
- **Thermal management**



[Enthoven ISSCC 2024]

🗙 🔹 NV

Take-aways

- Spin qubit + cryo-CMOS = promising for scalable quantum computers
- Spin qubits in semiconductors
 - High-temperature operation + pulse-based control
 - Monolithic integration!
 - Challenges: efficient cryo-CMOS pulsing; low-noise readout
- Spin qubits in diamonds
 - High-temperature operation + remote entanglement
 - Modular architecture with moderate footprint!
 - Challenges: optical control; co-integration; thermal management
- Digital back-end
 - Decoding, control, high-speed data communication, ...
- Cryo-CMOS as enabler of large-scale QCs...

... but ample space (and need!) for innovation and research!

Acknowledgments



Looking for a PhD or postdoc position? Contact me at f.sebastiano@tudelft.nl

M.Babaie, L.Vandersypen, M.Veldhorst, G. Scappucci, T. Taminiau & their teams

References

- B. Prabowo et al., "13.3 A 6-to-8GHz 0.17mW/Qubit Cryo-CMOS Receiver for Multiple Spin Qubit Readout in 40nm CMOS Technology," 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2021, pp. 212-214, doi: 10.1109/ISSCC42613.2021.9365848.
- B. Prabowo, J. Dijkema, X. Xue, F. Sebastiano, L. M. K. Vandersypen and M. Babaie, "Modeling and Experimental Validation of the Intrinsic SNR in Spin Qubit Gate-Based Readout and Its Impacts on Readout Electronics," in IEEE Transactions on Quantum Engineering, doi: 10.1109/TQE.2024.3385673.
- B. Prabowo et al., "29.3 A Cryo-CMOS Receiver with 15K Noise Temperature Achieving 9.8dB SNR in 10µs Integration Time for Spin Qubit Readout," 2024 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2024, pp. 474-476, doi: 10.1109/ISSCC49657.2024.10454300.
- G. Kiene, R. W. J. Overwater, M. Babaie and F. Sebastiano, "A Cryo-CMOS SAR ADC With FIA Sampling Driver Enabled by Cryogenic-Aware Back-Biasing," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 71, no. 3, pp. 1071-1081, March 2024, doi: 10.1109/TCSI.2023.3336566.
- G. Kiene et al., "A 1-GS/s 6–8-b Cryo-CMOS SAR ADC for Quantum Computing," in IEEE Journal of Solid-State Circuits, vol. 58, no. 7, pp. 2016-2027, July 2023, doi: 10.1109/JSSC.2023.3237603.
- G. Kiene, A. G. Sreenivasulu, R. W. J. Overwater, M. Babaie and F. Sebastiano, "Cryogenic Comparator Characterization and Modeling for a Cryo-CMOS 7b 1-GSa/s SAR ADC," ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC), Milan, Italy, 2022, pp. 53-56, doi: 10.1109/ESSCIRC55480.2022.9911474.
- L. Enthoven, J. van Staveren, J. Gong, M. Babaie and F. Sebastiano, "A 3V 15b 157μW Cryo-CMOS DAC for Multiplexed Spin-Qubit Biasing," 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 2022, pp. 228-229, doi: 10.1109/VLSITechnologyandCir46769.2022.9830309.

References

- J. van Staveren et al., "Cryo-CMOS Voltage References for the Ultrawide Temperature Range From 300 K Down to 4.2 K," in IEEE Journal of Solid-State Circuits, doi: 10.1109/JSSC.2024.3378768.
- H. Homulle, F. Sebastiano, and E. Charbon, "Deep-cryogenic voltage references in 40-nm CMOS," IEEE Solid-State Circuits Lett., vol. 1, no. 5, pp. 110–113, May 2018
- L. Najafizadeh et al., "Sub-1-K operation of SiGe transistors and circuits," IEEE Electron Device Lett., vol. 30, no. 5, pp. 508–510, May 2009
- Y. Yang, K. Das, A. Moini, and D. J. Reilly, "A cryo-CMOS voltage reference in 28-nm FDSOI," IEEE Solid-State Circuits Lett., vol. 3, pp. 186–189, 2020.
- R. W. J. Overwater, M. Babaie and F. Sebastiano, "Neural-Network Decoders for Quantum Error Correction Using Surface Codes: A Space Exploration of the Hardware Cost-Performance Tradeoffs," in IEEE Transactions on Quantum Engineering, vol. 3, pp. 1-19, 2022, Art no. 3101719, doi: 10.1109/TQE.2022.3174017.
- R. W. J. Overwater, M. Babaie and F. Sebastiano, "Cryogenic-Aware Forward Body Biasing in Bulk CMOS," in IEEE Electron Device Letters, vol. 45, no. 2, pp. 152-155, Feb. 2024, doi: 10.1109/LED.2023.3337441.
- R. A. Damsteegt, R. W. J. Overwater, M. Babaie and F. Sebastiano, "A Benchmark of Cryo-CMOS Embedded SRAM/DRAMs in 40-nm CMOS," in IEEE Journal of Solid-State Circuits, doi: 10.1109/JSSC.2024.3385696.
- L. Enthoven et al., "29.2 A Cryo-CMOS Controller with Class-DE Driver and DC Magnetic-Field Tuning for Color-Center-Based Quantum Computers," 2024 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2024, pp. 472-474, doi: 10.1109/ISSCC49657.2024.10454348

ADC architecture: SAR

• Power efficient

 \bigcirc

Mostly digital operation



ADC architecture: loop-unrolled

• Speed of SAR limited by critical loop!



ADC architecture: loop-unrolled

- Unrolled loop speeds up conversion
- Inherently asynchronous
- Problem: Comparator offsets cause distortion



ADC architecture: time interleaved



ADC architecture: frontend



ADC architecture: frontend



ADC architecture: frontend



Comparator design

Challenge: V_{th} increase

- Strong-ARM comparator
 - Energy efficient
 - Fast
- Speed degrades at higher V_{th}



Comparator design

Challenge: V_{th} increase

- Strong-ARM comparator
 - Energy efficient
 - Fast
- Speed degrades at higher V_{th}
- Possible solution: raise CM
- Issue: limiting input swing



• Input: mid-rail common mode for large-swing core-VDD driver



 \sum

- Input: mid-rail common mode for large-swing core-VDD driver
- First two bits: V_{CM} up



- Input: mid-rail common mode for large-swing core-VDD driver
- First two bits: V_{CM} up



- Input: mid-rail common mode for large-swing core-VDD driver
- First two bits: V_{CM} up
- Rest of bits: V_{CM} down



- Input: mid-rail common mode for large-swing core-VDD driver
- First two bits: V_{CM} up
- Rest of bits: V_{CM} down



The Cryo-CMOS interface



A practical quantum computer





Quantity to make up for quality

Surface code



Ancilla Input Data

Neural

Network

Pure Error

Decoder

Logical Error Output Class: I_L

Class: X_L

Class: *Z*_L Class: *Y*_L

Data Qubit Output

0 0 0 0 0

O.

0 0

0 0

0 0

0 0 0 0

0 0

0 0

0 0

A promising HW decoder

Decoders based on Neural Networks

Architecture exploration

- Number of Layers
 - 2 Layers

• Layer sizes

- Larger: more power
- Transfer functions
- Quantization



Digital Hardware QEC decoder



Memory Benchmark



• DRAM more widely applicable

Cryogenic–aware FBB – Digital logic

- LVT D1 inverter RO (N = 1025)
- Compared to
 - no BB and V_{dd} = 1.1 V
- High-speed design
 - $V_{dd} = 1.1 \text{ V}$ and full BB
 - Speed \rightarrow x 1.62
 - Power dominated by short-circuit
- Low-power design
 - $V_{dd} = 0.725$ V and full BB
 - Speed \rightarrow 1/1.82
 - EPT → 1/4.24
 - EDP → 1/2.33

[Overwater et al., EDL 2023]





DRAM performance


SRAM performance



[Damsteegt, JSSC 2024]

 \bigcirc