

Cryogenic electrical interfaces for large-scale spin-qubit quantum processors

Fabio Sebastiano

f.sebastiano@tudelft.nl


WOLTE 16

Cagliari, June 5th, 2024







QuTech

The TU Delft logo features a stylized black flame icon above the text "TU Delft" in a bold, sans-serif font.

The Quantum & Computer Engineering logo features a stylized blue "Q" with circuit-like elements, followed by the text "Quantum & Computer Engineering" in a sans-serif font.


**Quantum &
Computer
Engineering**

Today's Quantum Computers (and tomorrow?)



2024 – Silicon-based computers


Toward a large-scale quantum computer



**Cryogenic and integrated electronic interface
for large-scale quantum computers**

Challenges for Interface Electronics

- High-Performance
 - Do not limit qubit *fidelity*
- Power dissipation
 - Compatible with existing cryo-refrigerators
 - Typical figure: 1 mW/qubit
 - Fundamental limit: *heat extraction*
- Cryogenic technology
 - Operate at 4 K and below
 - Very Large Scale of Integration (VLSI)
 - **Cryogenic CMOS (cryo-CMOS)**



Commercial CMOS going cryo – Cryo-CMOS


- Transistors behave as transistors

Pro's

- Higher mobility \Rightarrow more current \Rightarrow more speed
- Less resistive/capacitive parasitics
- High-quality passives (L/C)
- Steeper subthreshold slope \Rightarrow Less leakage \Rightarrow More transconductance/gain
- Lower thermal noise


Cons'

- **No good compact models**
- Higher threshold \Rightarrow less voltage headroom
- (Slightly) more mismatch
- Humps/bumps in weak inversion
- Self-heating




TSMC 40-nm CMOS


The Cryo-CMOS interface



The Cryo-CMOS interface




The Cryo-CMOS interface



This talk – Cryo-CMOS for spin qubits

- State-of-the-art examples
- Upcoming challenges


Cryogenic qubits



$|0\rangle$ $|1\rangle$
 $|\psi\rangle = \alpha_0|0\rangle + \alpha_1|1\rangle$

Superposition


Real-life qubits




Spin qubits in semiconductors



Spin in diamonds





Ion traps



Superconducting

Spin qubits in semiconductors

- Exploit semiconductor manufacturing
- Monolithic integration with electronics
- Good fidelity, high-temperature operation (> 1 K)
- Potentially, no need for microwaves




However,...

- Only small-scale demonstrations (6 qubits)
- Very fine pitch
 - ⇒ Addressability?
 - ⇒ Space for electronics?
- Need for extreme uniformity




[Courtesy: M. Veldhorst, TU Delft]

The Cryo-CMOS interface




Gate biasing

Current




Proposed




Gate biasing

Address-based biasing




- Power $\propto N_{\text{gates}}$
- Requires accurate DAC



Voltage-based biasing



- Power \sim independent form N_{gates}
- Simplified DAC implementation




A cryo-CMOS Digital-to-Analog Converter




- **Switched-capacitor integrator**
 - Inherently monotonic
 - Discrete steps \Rightarrow easy to synch
- **Wide output range**
 - 3 V in 1.8-V process
 - Reliability by protection devices

Cryo-CMOS DAC Results


- Power = 157 μ W
- 15-bit DAC
 - 3 V range
 - Step size < 60 μ V
 - Non-linearity < 2 mV
- Latency: 20 ms – 1 s




Measured linearity for various C_{in} , T




Transient operation $C_{in} = 2 \cdot C_u$






Gear shift transient $C_{in} = 128 \cdot C_u$ to $C_{in} = 2 \cdot C_u$ ($t_{GS} = 12ms$)



The Cryo-CMOS interface




A Cryo-CMOS Readout



- Power = 66 mW
- 400 qubits, BW=2 MHz \Rightarrow **170 μ W/qubit**
- But still external pre-amplifier
- Lower noise ($T_n=15 \text{ K}$) but lower BW in [Prabowo, ISSCC 2024]

Large μ W components (resonators or LC) still needed


The Cryo-CMOS interface






Cryo-CMOS Analog-to-Digital Converter

Qubit Frequency Multiplexing




Requirements

- 1 GSa/s for 20 qubit channels
- ENOB: 7 bit






Approach

- Power efficiency \Rightarrow SAR ADC
 - Mainly digital \Rightarrow no need for accurate models
- Speed
 - Loop unrolled
 - 2x time interleaved
- Cryogenic operation
[higher V_{th} , limited headroom]
 - **Boosted sampler**




Cryo-CMOS comparator



- Classical StrongARM comparator
 - Fast and power efficient
- ...but speed/current degrades with higher V_{th}
- **Solution: adapted CM switching for CDAC**




Cryo-CMOS ADC – Performance



- High performance
 - 1.9 mW @ 1 GSa/s, @ 4.2 K
 - SNDR = 41 dB (6.5 ENOB)
 - State-of-the-art FoM (21 fJ/conv.step)
- Multi-qubit readout
 - 20×10 MHz channels
 - **0.1 mW/qubit**





The Cryo-CMOS interface




Microwave driver for spin qubits

- **Goal: minimize form factor & power**
 - ⇒ FDMA: 32 qubits in 1 GHz BW
- Target electrical performance (from SPINE)
 - Fidelity > 99.99% ⇒ SNR > 44 dB, SFDR > 44 dB
- **Approach**
 - Digital-intensive architecture ⇒ flexibility





Specs obtained by SPINE: <https://github.com/QE-Lab/SPINE>, [van Dijk, Phys.Rev.Appl. 2019]

Horse Ridge – Results




Intel 22-nm FinFET



Power @ 3 K:
 Analog: 1.7 mW/qubit
 Digital: 9.4 mW/qubit


Digital + analog + RF



Inherent limitations


- μ -wave control
- nm-pitch magnetic biasing for FDMA

Randomized benchmarking



Fidelity not limited by cryo-CMOS!

The Cryo-CMOS interface





Target applications:

- Algorithm flow control
- Readout/ control DSP
- Quantum Error Correction (QEC)
 - **QEC decoders!**

[Overwater TQE 2022, Battistel, Nano Future 2023]


Cryo-CMOS digital speed



How to get a low V_{th} ?



Tune down the threshold voltage

- Modify the process (doping)
- Low V_{th} (LVT) option
- Back biasing in FD-SOI
 - Specific process
 - High back-bias voltage ($> 2\text{ V}$) $> V_{dd}$
- Forward Body Bias in bulk CMOS?
 - Traditionally small change in V_{th}




Why is it possible at 4 K?

- Diodes do not turn on at 4K
- Even for V_{dd}






Cryogenic-Aware Forward Body Biasing (FBB)

Pass-gate switches




Digital logic



- 300K no FBB
- 4.2K no FBB
- 4.2K /w FBB


Cryogenic-Aware FBB – Analog Circuits

Efficient inverter-based amplifier





- Use FBB to
 - Maximize linearity
 - Reduce switch impedance
 - Offset compensation
- **Achieve 6.1 ENOB @ 1 Gsa/s driving SAR ADC**

Efficient floating-inverter amplifier



... and the memories?





Best memory design for cryo-CMOS?

Cryo-CMOS memories



Static memories (6T SRAM)

Dynamic memories (2T DRAM)




Less leakage
More speed

- RT SVT
- - RT LVT
- 4 K SVT
- - 4 K LVT




Less leakage
More speed



Towards a scalable spin-qubit QC

Spin-qubit
pre



Opportunities





- High-temperature operation
[Yang 2019][Petit 2020][Huang 2024]
- μW -free control
[Wang arXiv:2402.18382]
- Baseband readout
[SET-based DC readout]

Challenges

- Low-footprint/low-noise readout
- Low-power pulsing
- Minimize electrical crosstalk
- Co-integration
- QEC decoding



Diamond qubits (color-center qubits)

- High fidelity
- High temperature (>1 K)
- Remote entanglement (> 1 km)
- Electrical and optical control
- Hybrid co-integration \Rightarrow Poor coil-qubit coupling \Rightarrow high currents




AC driver for diamond qubits

- **Challenge:** Large current ($>10 \text{ mA}_{pk}$ @ 2.7 GHz) but low power
- **Solution:** Class DE switch-mode driver
 - Series resonance limits max V-swing
 - No crowbar currents
 - Zero-voltage-switching




DC driver for diamond qubits

- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution (<8 μ A step)
 - Low power (< 1 mW)




DC driver for diamond qubits

- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution ($<8\mu\text{A}$ step)
 - Low power (< 1 mW)
- **Solution:** triode-based H-bridge
 - **Low V-drop \Rightarrow poor supply rejection**




DC driver for diamond qubits

- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution (<8 μ A step)
 - Low power (< 1 mW)
- **Solution:** triode-based H-bridge
 - Low V-drop
 - **Loop-regulated PSRR**




DC driver for diamond qubits

- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution ($<8\mu\text{A}$ step)
 - Low power (< 1 mW)
- **Solution:** triode-based H-bridge
 - Low V-drop
 - Loop-regulated PSRR
 - **Fine/coarse DAC**




DC driver for diamond qubits

- Inhomogeneous field to be corrected locally
- Challenges
 - Large current (>12 mA)
 - Fine resolution (<8 μ A step)
 - Low power (< 1 mW)
- **Solution:** triode-based H-bridge
 - Low V-drop
 - Loop-regulated PSRR
 - Fine/coarse DAC
 - **Chopping/trimming**



DC driver for diamond qubits

DC Current Regulator




Fabricated in
40-nm CMOS

• Results


- $\pm 12\text{mA}$ with 50-mV supply
- Regulation better than $18\ \mu\text{A/V}$
- $P=0.9\ \text{mW}$ ($P_{\text{bridge}}=0.6\ \text{mW}$, $P_{\text{VDD}}=0.3\ \text{mW}$)

Noise Spectrum I_{DC} (CT)



DC driver for diamond qubits

DC Current Regulator




Fabricated in
40-nm CMOS

• Results


- $\pm 12\text{mA}$ with 50-mV supply
- Regulation better than $18 \mu\text{A/V}$
- $P=0.9 \text{ mW}$ ($P_{\text{bridge}}=0.6 \text{ mW}$, $P_{\text{VDD}}=0.3 \text{ mW}$)

Noise Spectrum I_{DC} (CT)



DC driver for diamond qubits

DC Current Regulator




Fabricated in
40-nm CMOS


• Results

- $\pm 12\text{mA}$ with 50-mV supply
- Regulation better than $18 \mu\text{A/V}$
- $P=0.9 \text{ mW}$ ($P_{\text{bridge}}=0.6 \text{ mW}$, $P_{\text{VDD}}=0.3 \text{ mW}$)


Noise Spectrum I_{DC} (CT)



Qubit sample





Cryo-CMOS for diamond qubits



Future challenges



- Electro/optical control
- Hybrid co-integration
- Thermal management



Take-aways

- Spin qubit + cryo-CMOS = promising for scalable quantum computers
- Spin qubits in semiconductors
 - High-temperature operation + pulse-based control
 - *Monolithic integration!*
 - **Challenges: efficient cryo-CMOS pulsing; low-noise readout**
- Spin qubits in diamonds
 - High-temperature operation + remote entanglement
 - *Modular architecture with moderate footprint!*
 - **Challenges: optical control; co-integration; thermal management**
- Digital back-end
 - Decoding, control, high-speed data communication, ...
- Cryo-CMOS as enabler of large-scale QCs...
... but ample space (and need!) for innovation and research!

Acknowledgments



Looking for a PhD or postdoc position?
Contact me at f.sebastiano@tudelft.nl

M.Babaie, L.Vandersypen, M.Veldhorst,
G. Scappucci, T. Taminiau & their teams

References


- B. Prabowo et al., "13.3 A 6-to-8GHz 0.17mW/Qubit Cryo-CMOS Receiver for Multiple Spin Qubit Readout in 40nm CMOS Technology," 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2021, pp. 212-214, doi: 10.1109/ISSCC42613.2021.9365848.
- B. Prabowo, J. Dijkema, X. Xue, F. Sebastiano, L. M. K. Vandersypen and M. Babaie, "Modeling and Experimental Validation of the Intrinsic SNR in Spin Qubit Gate-Based Readout and Its Impacts on Readout Electronics," in IEEE Transactions on Quantum Engineering, doi: 10.1109/TQE.2024.3385673.
- B. Prabowo et al., "29.3 A Cryo-CMOS Receiver with 15K Noise Temperature Achieving 9.8dB SNR in 10 μ s Integration Time for Spin Qubit Readout," 2024 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2024, pp. 474-476, doi: 10.1109/ISSCC49657.2024.10454300.
- G. Kiene, R. W. J. Overwater, M. Babaie and F. Sebastiano, "A Cryo-CMOS SAR ADC With FIA Sampling Driver Enabled by Cryogenic-Aware Back-Biasing," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 71, no. 3, pp. 1071-1081, March 2024, doi: 10.1109/TCSI.2023.3336566.
- G. Kiene et al., "A 1-GS/s 6–8-b Cryo-CMOS SAR ADC for Quantum Computing," in IEEE Journal of Solid-State Circuits, vol. 58, no. 7, pp. 2016-2027, July 2023, doi: 10.1109/JSSC.2023.3237603.
- G. Kiene, A. G. Sreenivasulu, R. W. J. Overwater, M. Babaie and F. Sebastiano, "Cryogenic Comparator Characterization and Modeling for a Cryo-CMOS 7b 1-GSa/s SAR ADC," ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC), Milan, Italy, 2022, pp. 53-56, doi: 10.1109/ESSCIRC55480.2022.9911474.
- L. Enthoven, J. van Staveren, J. Gong, M. Babaie and F. Sebastiano, "A 3V 15b 157 μ W Cryo-CMOS DAC for Multiplexed Spin-Qubit Biasing," 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 2022, pp. 228-229, doi: 10.1109/VLSITechnologyandCir46769.2022.9830309.

References

- J. van Staveren et al., "Cryo-CMOS Voltage References for the Ultrawide Temperature Range From 300 K Down to 4.2 K," in IEEE Journal of Solid-State Circuits, doi: 10.1109/JSSC.2024.3378768.
- H. Homulle, F. Sebastiano, and E. Charbon, "Deep-cryogenic voltage references in 40-nm CMOS," IEEE Solid-State Circuits Lett., vol. 1, no. 5, pp. 110–113, May 2018
- L. Najafizadeh et al., "Sub-1-K operation of SiGe transistors and circuits," IEEE Electron Device Lett., vol. 30, no. 5, pp. 508–510, May 2009
- Y. Yang, K. Das, A. Moini, and D. J. Reilly, "A cryo-CMOS voltage reference in 28-nm FDSOI," IEEE Solid-State Circuits Lett., vol. 3, pp. 186–189, 2020.
- R. W. J. Overwater, M. Babaie and F. Sebastiano, "Neural-Network Decoders for Quantum Error Correction Using Surface Codes: A Space Exploration of the Hardware Cost-Performance Tradeoffs," in IEEE Transactions on Quantum Engineering, vol. 3, pp. 1-19, 2022, Art no. 3101719, doi: 10.1109/TQE.2022.3174017.
- R. W. J. Overwater, M. Babaie and F. Sebastiano, "Cryogenic-Aware Forward Body Biasing in Bulk CMOS," in IEEE Electron Device Letters, vol. 45, no. 2, pp. 152-155, Feb. 2024, doi: 10.1109/LED.2023.3337441.
- R. A. Damsteegt, R. W. J. Overwater, M. Babaie and F. Sebastiano, "A Benchmark of Cryo-CMOS Embedded SRAM/DRAMs in 40-nm CMOS," in IEEE Journal of Solid-State Circuits, doi: 10.1109/JSSC.2024.3385696.
- L. Enthoven et al., "29.2 A Cryo-CMOS Controller with Class-DE Driver and DC Magnetic-Field Tuning for Color-Center-Based Quantum Computers," 2024 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2024, pp. 472-474, doi: 10.1109/ISSCC49657.2024.10454348


ADC architecture: SAR

- Power efficient
- Mostly digital operation



ADC architecture: loop-unrolled

- Speed of SAR limited by critical loop!




ADC architecture: loop-unrolled

- Unrolled loop speeds up conversion
- Inherently asynchronous
- Problem: Comparator offsets cause distortion



$$T_{\text{critical}} = T_{\text{cmp}} + T_{\text{DAC}}$$

[Jiang, 2012]




ADC architecture: time interleaved


- Speedup by factor of two
- Switch more linear than necessary




ADC architecture: frontend



ADC architecture: frontend




ADC architecture: frontend



Comparator design

Challenge: V_{th} increase


- Strong-ARM comparator
 - Energy efficient
 - Fast
- Speed degrades at higher V_{th}



Comparator design

Challenge: V_{th} increase


- Strong-ARM comparator
 - Energy efficient
 - Fast
- Speed degrades at higher V_{th}
- Possible solution: raise CM
- Issue: limiting input swing



Common mode switching scheme

Solution: adapted V_{CM}


- Input: mid-rail common mode for large-swing core-VDD driver



Common mode switching scheme

Solution: adapted V_{CM}


- Input: mid-rail common mode for large-swing core-VDD driver
- First two bits: V_{CM} up



Common mode switching scheme

Solution: adapted V_{CM}



- Input: mid-rail common mode for large-swing core-VDD driver
- First two bits: V_{CM} up



Common mode switching scheme

Solution: adapted V_{CM}



- Input: mid-rail common mode for large-swing core-VDD driver
- First two bits: V_{CM} up
- Rest of bits: V_{CM} down




Common mode switching scheme

Solution: adapted V_{CM}

- Input: mid-rail common mode for large-swing core-VDD driver
- First two bits: V_{CM} up
- Rest of bits: V_{CM} down



The Cryo-CMOS interface




A practical quantum computer

Applications


Encryption



Protein folding




Big data




Drug synthesis



Molecule simulation




DNA analysis






Noisy qubit
~~Ideal qubit~~

Decoherence, gate errors,
measurement errors, ...



Quantity to make up for quality

Surface code



- Future decoder requirements**

 - To factor a 2kb integer
 - 22M physical qubits
 - Processing time $< 1 \mu s$



Data rate $> 10.3 \text{ Tbit/sec}$

A promising HW decoder



Decoders based on Neural Networks

Architecture exploration

- Number of Layers
 - 2 Layers
- Layer sizes
 - Larger: more power
- Transfer functions
- Quantization




Digital Hardware QEC decoder




p_{th} vs Area

Now using room-temperature models and libraries, but at *cryo*?

p_{th} vs Power




		Distance 3	Distance 3	Distance 5	
Layer 1	Size	8	16	64	
	Bits	3	5	4	
Layer 2	Size	4	4	64	
	Bits	3	5	4	
		p_{th}	0.0823	0.0976	0.1037
		Slope	1.8641	1.8868	2.6641
FPGA	Delay	17.9 ns	71.9 ns	87.6 ns	
	Area	351 LUT	2942 LUT	44670 LUT	
	Power	< 1 mW	6 mW	132 mW	
ASIC	Delay	7.3 ns	12.3 ns	14.3 ns	
	Area	0.0031 mm ²	0.0114 mm ²	0.3937 mm ²	
	Power	10.7 μW	43.2 μW	1.0 mW	



[Overwater et al., TQE 2022]





Memory Benchmark



- Some DRAM designs do not work
- DRAM more widely applicable



Cryogenic-aware FBB – Digital logic

- LVT D1 inverter RO (N = 1025)
- Compared to
 - no BB and $V_{dd} = 1.1$ V
- High-speed design
 - $V_{dd} = 1.1$ V and full BB
 - Speed \rightarrow x 1.62
 - Power dominated by short-circuit
- Low-power design
 - $V_{dd} = 0.725$ V and full BB
 - Speed \rightarrow 1/1.82
 - EPT \rightarrow 1/4.24
 - EDP \rightarrow 1/2.33




DRAM Retention time (LVT)

40-nm
CMOS



NW subth. leakage







DRAM performance

Cell type		2T NW-PR		3T NW-PR		3T PW-PR	
		SVT	LVT	SVT	LVT	SVT	LVT
Cell size [μm^2]		0.184		0.242		0.254	

Latency [ns]	RT
	4 K

Power [W]



SRAM performance

Cell type		6T SRAM	
		SVT	LVT
Cell size [μm^2]		0.435	
Latency [ns]	RT	1.42	1.40
	4 K	1.23	1.18

Power [W]

- RT SVT
- - RT LVT
- 4 K SVT
- - 4 K LVT

