Skip to main content
Organization
Community
Editorial Board
Editorial Office
Letters to the Editor
Mission Statement
People
Superconductivity Awards
Recognitions
In Memoriam
Events
Superconductivity Events Calendar
Publications
Guidelines for SNF Authors
Highlights
Copyright & Permission
SNF Issues
History
Announcements and News
Reviews
Resources
Search
Close panel
Share on:
Breadcrumb
Home
Presentation
Invited
Progress Towards Superconductor Electronics Fabrication Process With Planarized NbN Layers
Presentation Type
Invited
Code
STP721
1EOr2C-01
Progress Towards Superconductor Electronics Fabrication Process with Planarized NbN Layers
Presentation Menu
About
Resources
Slides
Tolpygo presentation.pdf
(6.0 MB)
Paper
Progress Towards Superconductor Electronics Fabrication Process with Planarized NbN Layers
