Presentation Type
Invited
Code
STP-720
1EOr2B-02

Lowering Latency in High-Speed Gate-Level-Pipelined Single Flux Quantum Datapath Using Interleaved Register File

Author(s)
Akira Fujimaki, Ryota Kashima, Ikki Nagaoka, Tomoki Nakano Masamitsu Tanaka, Taro Yamashita